Kamyar

Mohajerani

PhD Student

Interests

- Digital Design
- Cryptography
- 🥸 Post-Quantum Cryptography
- **1** Side-Channel Analysis
- 🚣 Electronic Design Automation
- 🗱 Embedded Systems
- System-on-Chip
- 🗱 Hardware Accelerators
- Hardware Security
- Computer Architecture
- Low-Power Design

Contact

- 9537 Barkwood Ct Fairfax VA 22032
- **** 703.832.2648
- kammoh
- in kammoh
- 🔇 kamyar.xyz
- 🔇 kamyar....
- 3D9C D145 64DB 057A

Education

- PhD in Electrical & Computer Engineering SEP 2017 PRESENT George Mason University, Fairfax, VA
 - Computer Arithmetic Advanced Algorithms Microprocessor Architecture Machine Learning
 - Digital System Design Applied Cryptography VLSI Distributed Systems

Thesis: An Action-Oriented Approach to Hardware Description and Synthesis (Proposed and implemented an HDL, integrating Bluespec atomic-actions into Chisel eDSL)

Bachelor of Science in Computer Engineering SEP 2006 - SEP 2012 Isfahan University of Technology, Isfahan, Iran

Experience

- - Performed FPGA benchmarking of 26 LWC candidates in terms of performance, area, and energy
 - Developed VHDL and Bluespec implementations of Round 2 LWC candidates:
 ASCON, GIFT-COFB, GIMLI, GRAIN, SPARKLE, SUBTERRANEAN, AND XOODYAK
 - Developed high-speed hardware implementation of the NIST PQC finalist CRYSTALS-Kyber
 - Contributed to the grant proposal on RISC-V instruction-set extensions & accelerators for PQC
 - Developed Xeda: a Cross-EDA automation tool (used in LWC FPGA benchmarking)
 - Contributed to LWC Hardware API Development Package
- - Digital Design Course & Lab, Cybersecurity
- - Developed a data-center HVAC monitoring and control unit with web interface (RaspberryPi/C++)
- - \bullet Led the development team of a high-performance Hardware Security Module
- iWin Eng. Co., Tehran, Iran
 - Developed high-speed implementation of configurable Elliptic-curve cryptography (ECC) processor

- Developed high-speed FPGA implementations of AES (CTR/CFB/OFB/CBC) and 3DES
- $\bullet \ \mathsf{Developed} \ \mathsf{network} \ \mathsf{PKCS11} \ \mathsf{client/server}, \ \mathsf{Zynq\text{-}based} \ \mathsf{server} \ \mathsf{utilizing} \ \mathsf{Arm} \ \mathsf{TrustZone/TEE}$
- Developed verification harness for hardware cryptographic implementations
- - Network-tap and VPN tunnel Linux kernel modules High-availability UTM

۶ Skills

Python VHDL

OOOO Scala/Chisel

888 SO Linux

RIST Rust

OOOOO FPGAs

DOOOO RISC-V

SystemVerilog

•••• C++

••••• Bluespec

•••• ASIC flows
•••• Tcl/sh

% References

KRIS GAJ, PHD George Mason University kgaj@gmu.edu JENS-PETER KAPS, PhD George Mason University jkaps@gmu.edu