

Option Space Exploration Using Distributed Computing for Efficient Benchmarking of FPGA Cryptographic Modules

Benjamin Brewster, Ekawat Homsirikamol, Rajesh Velegalati and Kris Gaj ECE Department, George Mason University, Fairfax, VA 22030, U.S.A. email: {bbrewste, ehomsiri, rvelegal, kgaj}@gmu.edu <http://cryptography.gmu.edu>

Motivation and Background

- **ATHENa** is an open-source benchmarking environment aimed at:
- \blacktriangleright Automated generation of
- \rightarrow Optimized results for
- \blacktriangleright Multiple hardware platforms.
- Distinguishing features of ATHENa:
- \triangleright Support for multiple tools from multiple vendors
- \rightarrow Optimization strategies aimed at the best possible performance
- \triangleright Extraction and presentation of results
- \triangleright Seamless integration with the ATHENa database of results

<u>ran</u>

- \blacktriangleright Flexible toolchain which can support third party tools
- \triangleright Better utilization of machines via parallel operation of computing nodes
- Save time for users in managing large hardware benchmarking project.
- Limitations of the previous version of ATHENa:
- \blacktriangleright Previous heuristic algorithms used required significant amount of run time
- \blacktriangleright Unable to utilize parallelism across computing nodes
- \triangleright Not easy to maintain

Proposed Environment and Improvement

Major Improvements

- ▶ Parallel Execution on Multiple Computers \blacktriangleright Utilize idle resources \triangleright Optimization Space Exploration \blacktriangleright Search more options
- \blacktriangleright Increase throughput of benchmarking tasks
- \blacktriangleright Decrease benchmarking time
- \blacktriangleright Usability
- \triangleright GUI
- \blacktriangleright Monitoring and control
- \blacktriangleright Benchmark configuration

- \blacktriangleright There are two largest driving factors in performance for cryptographic cores in Xilinx FPGAs
- 1. The desired input frequency we wish to achieve Frequency Search (FS)
- 2. A seed value for the tools to begin the placing process Placement Search (PS)
- Frequency Search (FS) attempts to determine the input frequency that yields the highest performance from the design

 $Fin_n = Four_o * [1 + (.1 * n)],$ n from 1 to 10

 \triangleright Placement Search (PS) is a very basic search that does an exhaustive search of a subset of possible placement values then refines the search and performs a second exhaustive search on a more granular set of placement options.

end-performance

Optimization Algorithms

- \triangleright Utilize algorithms inspired by previous research on the programming language compilers
- ► Least Effort LE
- \blacktriangleright Most Effort ME
- \triangleright Batch Elimination BE
- \blacktriangleright Iterative Elimination IE
- ▶ Orthogonal Arrays OA
- \triangleright Optimize FPGA-specific algorithms introduced in previous version of ATHENa
- ► Frequency Search FS
- ▶ Placement Search PS
- \blacktriangleright Iterative Elimination takes into account the interaction of optimization options into consideration
- \blacktriangleright Increases algorithm time complexity

- \triangleright *Ob* Baseline option O_i - Option i on, i=1..n \bullet O_{i−j} - i option with j state \blacktriangleright if more than one state is available \triangleright O_f - Final options ► Number of runs: $[n*(n/2)] + (n/2)$
- \triangleright Number of run levels: n

▶ Based on: Z. Pan and R. Eigenmann, Fast and Effective Orchestration of Compiler Optimizations for Automatic Performance Tuning, Proc. International Symposium on Code Generation and Optimization, CGO 2006.

Least Effort & Most Effort

- \blacktriangleright Least Effort minimum execution time, worst results
- \blacktriangleright Lazy or naïve optimization
- \blacktriangleright Used as a baseline
- \triangleright Minimum amount of work needed to optimize
- \blacktriangleright Almost never optimal
- \triangleright Most Effort maximum execution time, best results
- Also known as Exhaustive Search
- \blacktriangleright Guarantee optimal result
- \blacktriangleright Least time-efficient
- \blacktriangleright Impractical for more than a handful of options
- \triangleright Number of runs needed: 2n, where n is the number of options

Based on: Z. Pan and R. Eigenmann, Fast and Effective Orchestration of Compiler Optimizations for Automatic Performance Tuning, Proc. International Symposium on Code Generation and Optimization, CGO 2006.

Experiments

Frequency Search & Placement Search

- \blacktriangleright k x n matrix where
	- \blacktriangleright rows \rightarrow settings used for each experiment \triangleright columns \rightarrow optimization options
	- \blacktriangleright The matrix is filled with 1's and 0's to represent whether or not a specified option is on or off
	- \blacktriangleright Any two arbitrary columns contain the patterns: 00, 01, 10, 11
- \blacktriangleright The algorithm guarantees that half of the experiments will be conducted with an options O_i on and the other half with O_i off
- For arbitrary two options O_i and O_j there are exactly $k/4$ experiments per each possible setting of these two options

Batch Elimination

- ► Codes: 2 SHA-3 candidate algorithms: BLAKE and JH
- \triangleright FPGA families: Spartan 3 and Virtex 6
- \triangleright Version of tools: Xilinx ISE v.13.1
- \blacktriangleright Hosts: Two eight core Linux workstations $=$ total of 16 execute nodes
- \rightarrow Optimization Target: Throughput/Area Ratio
- \blacktriangleright Experiment 1
	- \blacktriangleright Limited search to 5 options
- ▶ Determine ability of Batch Elimination, Iterative Elimination and Orthogonal Array to optimize results
- \blacktriangleright Experiment 2
	- \triangleright Used expanded 9 option set and optimization algorithms chaining
	- \triangleright Determine whether further improvement can be achieved if more options and algorithms chaining are used

- \rightarrow Ob Baseline with all options
- off O_i - Option i on, i=1..n
- \triangleright O_{i−j} i option with j state \blacktriangleright if more than one state is available \triangleright O_f - Final options
- \triangleright Number of runs: $n + 2$
- \triangleright Number of run levels: 2

Iterative Elimination

- Distributed architecture and parallelization increase throughput of benchmarking tasks
- \blacktriangleright Parallelization extended beyond core count of a single machine
- \blacktriangleright More efficient use of resources
- \blacktriangleright Greater tool flexibility
- \blacktriangleright More heuristic search options
- \blacktriangleright Increases number of effectively searched options
- Iterative Elimination is a viable alternative to Most Effort optimization with larger options sets
- \triangleright Optimization algorithm chaining yields results that outperform previous version of ATHENa and Xilinx PlanAhead.

*with respect to Ob_1

*Notation: RIP - Relative Improvement Percentage

Orthogonal Arrays

Experiments

 $\overline{\mathbf{X}}$

l O

 \circ

 \circ

 \circ

▶ Based on: R.P.J. Pinkers, P.M.W Knijnenburg, M. Haneda, and H.A.G.

 Ω

 \circ

1

1

1

 \circ

 \circ

Keccak $|-1.3|10.8|$ 8.5 $|-10.9|$ 0 -2.1 Average %inc $|3.8|16.4$ 4.7 -13.1 -2.8 -11.9 Median %inc $|4.3|13.4$ 3.2 -11.8 -0.3 -9.6

Wijshoff, Statistical Selection of Compiler Options, 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2004.

n Options

1

 \circ

 \circ

 \mathbf{o}

 $\overline{1}$

 Ω

 Ω

Ο

 $\mathbf{1}$

Conclusion

Results

Experiment 1 Results

Spartan 3

 \blacktriangleright Decrease search time

For

 \blacktriangleright Increase optimization

Virtex 6

Experiment 2 Results

Cryptographic Engineering Research Group (CERG) Department of Electrical and Computer Engineering George Mason University http://cryptography.gmu.edu